


Dynamically Reconfiguring Multi-Core Architectures using Task Graph based Analysis

Sriseshan Srikanth, Brian P. Railing, Thomas M. Conte
School of Computer Science, Georgia Institute of Technology




- There is significant variation in resource usage and requirements across generic parallel workloads, across threads within a workload as well as across various phases within a thread.
- Significant performance and energy benefits result from dynamically reconfiguring multi-core architectures to achieve optimal resource utilization.





...
%5 = load i32* %i
%6 = add i32 %5, %4
store i32 %6, i32* %i
...

Contech



A hardware agnostic dynamic trace of a parallel program complete with basic block information, memory address and synchronization traces.



The plot below depicts the accuracy of the predicted bottleneck resource vis-à-vis an oracle dynamic configuration obtained by a brute force configuration sweep.

